Blade Servers

[Andrew Hammond]

-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1

Lennart Sorensen wrote:
| On Tue, Feb 15, 2005 at 10:09:57AM -0500, mike-DlQxw/23Tq2aMJb+Lgu22Q at public.gmane.org wrote:
|
|>Not exactly.  There is a push to go forward with x86-64 hardware, which
|>doens't neccesarily disqualify intel now that they've co-opted amd's
|>instruction set.
|
|
| Instruction set yes, performance no.  Throwing an instruction set for
| 64bit onto a 32bit chip design doesn't make a 64bit chip.  So far the
| amd64 debian port has found the amd speeds up in 64 bit mode on average,
| while the intel em64t chips slow down.

No kidding. It's a 32bit core. Anyway, Intel totally missed the point.
It's not only the 64bit instruction set, it's the integrated MMU and
Hypertransport architecture. Multiprocessor Opteron systems absolutely
dominate multiprocessor Xeons.

- --
Andrew Hammond    416-673-4138    ahammond-swQf4SbcV9C7WVzo/KQ3Mw at public.gmane.org
Database Administrator, Afilias Canada Corp.
CB83 2838 4B67 D40F D086 3568 81FC E7E5 27AF 4A9A
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.2.5 (GNU/Linux)

iD8DBQFCEhMvgfzn5SevSpoRAkwXAKCSi1F1zXahSDXSHqoKZbxXx3QSCgCgpNDN
wkTa7KTUq/+8/p9fj0QiRE8=
=4oWS
-----END PGP SIGNATURE-----
--
The Toronto Linux Users Group.      Meetings: http://tlug.ss.org
TLUG requests: Linux topics, No HTML, wrap text below 80 columns
How to UNSUBSCRIBE: http://tlug.ss.org/subscribe.shtml