<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
</head>
<body text="#000000" bgcolor="#FFFFFF">
<div class="moz-cite-prefix">On 31/01/18 11:22 AM, Lennart Sorensen
wrote:<br>
</div>
<blockquote type="cite"
cite="mid:20180131162252.pngfr7jyu4lemzqr@csclub.uwaterloo.ca">
<pre wrap="">On Wed, Jan 31, 2018 at 09:59:28AM -0500, David Collier-Brown via talk wrote:
</pre>
<blockquote type="cite">
<pre wrap="">There are two different cases to consider when doing data centers:
* uniprocessors for individual tasks or trivially parallelizable ones
* multiprocessors for things that aren't parallelizable
Anybody can provide the first. The second is harder.
Mips had three MMUs, one of which was for each of the above cases and one
was a trivial one for embedded, so 32-CPU Mips machines were available.
IBM and Sun spent lots of money designing backplanes that could support >=
32 sockets: Sun when so far as to license a Cray design when their in-house
scheme failed to scale.
Until and unless chip vendors spend significant time and money on MMUs and
backplanes, they won't have an offering in the second case, and will have
chosen to limit themselves to a large but limited role in the datacentre.
</pre>
</blockquote>
<pre wrap="">
Well at least for ARM, you have qualcomm and cavium offering 48 core
CPUs with two socket, so 96 cores in one machine. That's not a bad start.
Now as to wether you can actually buy any of those stupid boxes unless
you are a clour provider or google or something, who knows.
Well it seems maybe you actually can:
<a class="moz-txt-link-freetext" href="https://www.avantek.co.uk/store/avantek-48-core-cavium-thunderx-arm-server-r270-t64.html">https://www.avantek.co.uk/store/avantek-48-core-cavium-thunderx-arm-server-r270-t64.html</a>
<a class="moz-txt-link-freetext" href="https://www.avantek.co.uk/store/avantek-48-core-cavium-thunderx-arm-server-r150-t62.html">https://www.avantek.co.uk/store/avantek-48-core-cavium-thunderx-arm-server-r150-t62.html</a>
</pre>
</blockquote>
<p><font size="-1">Yes: it's way easier if the interconnects are <i>inside</i>
the chip!</font></p>
<p><font size="-1">I notice that the T4 and T5 offerings from Sun
concentrated on doing the most you could in one chunk of silicon,
and internally </font><font size="-1"><font size="-1">those
devices </font>greatly resembled a "radial" mainframe from
the IBM/Honeywell/Sperry/CDC era.</font></p>
<p><font size="-1">What goes around, comes around (;-))</font></p>
<p><font size="-1">--dave</font><br>
</p>
<pre class="moz-signature" cols="72">--
David Collier-Brown, | Always do right. This will gratify
System Programmer and Author | some people and astonish the rest
<a class="moz-txt-link-abbreviated" href="mailto:davecb@spamcop.net">davecb@spamcop.net</a> | -- Mark Twain
</pre>
</body>
</html>